rggen 0.11.0

RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to control/status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, from human readable register map specifications.

Gemfile:
=

install:
=

Versions:

0.33.3 July 20, 2024 (16 KB)
0.33.2 June 11, 2024 (16 KB)
0.33.1 January 23, 2024 (16 KB)
0.33.0 January 22, 2024 (16 KB)
0.32.2 January 03, 2024 (16 KB)
0.11.0 August 11, 2019 (46.5 KB)

Show all versions (69 total)

Runtime Dependencies (3):

rggen-core ~> 0.11

rggen-spreadsheet-loader ~> 0.10

rggen-systemverilog ~> 0.11

Development Dependencies (1):

bundler >= 0

Show all transitive dependencies

Owners:

Pushed by:

Authors:

Taichi Ishitani

SHA 256 checksum:

=

Total downloads 99,642

For this version 1,816

Version Released:
August 11, 2019 3:28pm

License:
MIT

Required Ruby Version: >= 2.3

New versions require MFA: true

Links:

Homepage Wiki Mailing List Bug Tracker Download Review changes Badge RSS Report abuse Reverse dependencies